An advanced Ti salicide technology is proposed for high performance quater-micron logic LSIs. A new salici& pmcess nsned ESPAD @nhanced Silici.l,tion with Pre-Artorphization using Drect ion implantation) in combination with an optimum RTP (Rapid Thermal Promsing) and fumace annealing has been developed The fonired TiSi is able to maintain low sheet rcsistmce even in nanrow (0.2 4 m) S/D region to achieve minimuin basic cell size and low junction leakage cunent.
Introduction
Ti salicide technology is widely used to redlce the parasitic resistance for high perfonnance (Fig. 7) . On the other han4 using RTA for the 
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